

02/24/00  
jc682 U.S. PTO

02-28-00

A

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (4/98)  
Approved for use through 09/30/2000. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> <small>(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))</small>	Attorney Docket No.	MI22-1343
	First Inventor or Application Identifier	Robert Kerr
	Title	See 1 in Addendum
	Express Mail Label No.	EL465677729US

<b>APPLICATION ELEMENTS</b> <small>See MPEP chapter 600 concerning utility patent application contents.</small>	<b>ADDRESS TO:</b> Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
--	---

<p>1. <input checked="" type="checkbox"/> * Fee Transmittal Form (e.g., PTO/SB/17) <small>(Submit an original and a duplicate for fee processing)</small></p> <p>2. <input checked="" type="checkbox"/> Specification [Total Pages <u>24</u>] <small>(preferred arrangement set forth below)</small></p> <ul style="list-style-type: none"><li>- Descriptive title of the Invention</li><li>- Cross References to Related Applications</li><li>- Statement Regarding Fed sponsored R &amp; D</li><li>- Reference to Microfiche Appendix</li><li>- Background of the Invention</li><li>- Brief Summary of the Invention</li><li>- Brief Description of the Drawings (if filed)</li><li>- Detailed Description</li><li>- Claim(s)</li><li>- Abstract of the Disclosure</li></ul> <p>3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets <u>3</u>]</p> <p>4. Oath or Declaration [Total Pages <u>8</u>]</p> <ul style="list-style-type: none"><li>a. <input type="checkbox"/> Newly executed (original or copy)</li><li>b. <input checked="" type="checkbox"/> Copy from a prior application (37 C.F.R. § 1.63(d)) <small>(for continuation/divisional with Box 16 completed)</small></li><li>i. <input type="checkbox"/> <b>DELETION OF INVENTOR(S)</b> Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).</li></ul>	<p>5. <input type="checkbox"/> Microfiche Computer Program (Appendix)</p> <p>6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)</p> <ul style="list-style-type: none"><li>a. <input type="checkbox"/> Computer Readable Copy</li><li>b. <input type="checkbox"/> Paper Copy (identical to computer copy)</li><li>c. <input type="checkbox"/> Statement verifying identity of above copies</li></ul>
---	---

**ACCOMPANYING APPLICATION PARTS**

7. ☐ Assignment Papers (cover sheet & document(s))

8. ☐ 37 C.F.R. § 3.73(b) Statement ☒ Power of Attorney  
(when there is an assignee)

9. ☐ English Translation Document (if applicable)

10. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations

11. ☒ Preliminary Amendment

12. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)

13. ☐ \* Small Entity Statement(s) ☐ Statement filed in prior application  
(PTO/SB/09-12) Status still proper and desired

14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)

15. ☒ Other: \$690.00 check  
Change of Correspondence Address

**\* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

16. If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment:

<input type="checkbox"/> Continuation	<input checked="" type="checkbox"/> Divisional	<input type="checkbox"/> Continuation-in-part (CIP)	of prior application No: <u>09/146,115</u>
Prior application information: Examiner <u>R. Hullinger</u>			Group / Art Unit: <u>2825</u>

**For CONTINUATION or DIVISIONAL APPS only:** The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

**17. CORRESPONDENCE ADDRESS**

☒ Customer Number or Bar Code Label 021567 or ☐ Correspondence address below  
(Insert Customer No. or Attach bar code label here)

Name					
Address					
City	State	Zip Code			
Country	Telephone	Fax			

Name (Print/Type)	Bernard Berman	Registration No. (Attorney/Agent)	37,279
Signature	<i>Bernard Berman</i>	Date	Feb 24, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

EL 465677729

## Addendum

1. Methods of Forming Contacts, Methods of Contacting Lines, Methods of Operating Integrated Circuitry, and Integrated Circuits

[illegible]

1                   **IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

2   Priority Application Serial No. .... 09/146,115  
3   Priority Filing Date ..... September 2, 1998  
4   Inventor ..... Robert Kerr et al.  
5   Assignee ..... Micron Technology, Inc.  
6   Priority Group Art Unit ..... 2825  
7   Priority Examiner ..... R. Hullinger  
8   Attorney's Docket No. .... MI22-1343  
9   Title: Methods of Forming Contacts, Methods of Contacting Lines, Methods of  
10       Operating Integrated Circuitry, and Integrated Circuits

11                   **PRELIMINARY AMENDMENT**

12   To:           Box PATENT APPLICATIONS  
13               Assistant Commissioner for Patents  
14               Washington, D.C. 20231

15   From:       Bernard Berman (Tel. 509-624-4276; Fax 509-838-3424)  
16               Wells, St. John, Roberts, Gregory & Matkin P.S.  
17               601 W. First Avenue, Suite 1300  
18               Spokane, WA 99201-3828

19   Sir:

20               Please enter the following amendments prior to examining the  
21       above-identified application.  
22  
23

AMENDMENTS

In the Specification:

At p. 1 before the "Technical Field" section, please insert the following:

--RELATED PATENT DATA

This patent resulted from a divisional application of U.S. Patent Application Serial No. 09/146,115, filed September 2, 1998, entitled "Methods of Forming Contacts, Methods of Contacting Lines, Methods of Operating Integrated Circuitry, and Integrated Circuits," naming Robert Kerr, Brian Shirley, Luan C. Tran and Tyler A. Lowrey as inventors, and which is now U.S. Patent No. \_\_\_\_\_, the disclosure of which is incorporated by reference.--

In the Claims:

Cancel claims 9-49 without prejudice.

REMARKS

This application is a divisional application of U.S. Patent Application Serial No. 09/146,115. Claims 9-49 have been canceled without prejudice. Claims 1-8 and 50 remain in the application for consideration. Applicant requests examination of such pending claims.

Respectfully submitted,

Dated: Feb 24, 2000

By: Bernard Berman  
Bernard Berman  
Reg. No. 37,279

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

\* \* \* \* \*

Methods of Forming Contacts, Methods of  
Contacting Lines, Methods of Operating Integrated  
Circuitry, And Integrated Circuits

\* \* \* \* \*

INVENTORS

Robert Kerr  
Brian Shirley  
Luan C. Tran  
Tyler A. Lowrey

ATTORNEY'S DOCKET NO. MI22-813

EL465677729

EL169835016

1 METHODS OF FORMING CONTACTS, METHODS OF  
2 CONTACTING LINES, METHODS OF OPERATING INTEGRATED  
3 CIRCUITRY, AND INTEGRATED CIRCUITS

4 TECHNICAL FIELD

5 This invention relates to methods of forming contacts, to methods  
6 of contacting lines, and to methods of operating integrated circuitry.  
7 The invention also relates to integrated circuits.

8  
9 BACKGROUND OF THE INVENTION

10 Conductive lines which are utilized in integrated circuitry are often  
11 formed with widened areas called contact or landing pads. The purpose  
12 of these pads is to provide an extra degree of protection should a  
13 misalignment occur between a contact opening which is formed over the  
14 line. While advantages are gained in reducing the chances of a  
15 misalignment-induced failure, valuable wafer real estate is consumed by  
16 the widened pads.

17 Referring to Fig. 1, a portion of an exemplary prior art layout  
18 is shown generally at 10 and includes conductive lines 12, 14 and 16  
19 having widened contact pads 18, 20 and 22, respectively. To conserve  
20 wafer real estate, it is usually desirable to provide conductive  
21 lines 12, 14, 16 to have a minimum pitch which is defined in large part  
22 by the minimum photolithographic feature size used to fabricate the  
23 circuitry. Minimizing the pitch of the lines ensures that the space  
24 between the lines, represented at S, is as small as possible. Yet, to

1 ensure that subsequently formed contacts to the conductive lines do not  
2 short to the substrate, the above-described widened contact pads are  
3 used. A design trade-off, however, is that in order to maintain a  
4 desired pitch between the conductive lines, and to avoid forming the  
5 contact pads too close together, the contact pads must necessarily be  
6 moved outwardly of one another. For example, in Fig. 1, contact  
7 pad 18 is moved outward in the direction of arrow A. Other contact  
8 pads can be spaced even further out depending on the dimensions of  
9 the contact pads. This results in consumption of valuable wafer real  
10 estate.

## 11 12 SUMMARY OF THE INVENTION

13 Methods of forming contacts, methods of contacting lines, methods  
14 of operating integrated circuitry, and related integrated circuitry  
15 constructions are described. In one embodiment, a plurality of  
16 conductive lines are formed over a substrate and diffusion regions are  
17 formed within the substrate elevationally below the lines. The individual  
18 diffusion regions are disposed proximate individual conductive line  
19 portions and collectively define therewith individual contact pads with  
20 which electrical connection is desired. Insulative material is formed over  
21 the conductive line portions and diffusion regions, with contact openings  
22 being formed therethrough to expose portions of the individual contact  
23 pads. Conductive contacts are formed within the contact openings and  
24 in electrical connection with the individual contact pads. In a preferred



embodiment, the substrate and diffusion regions provide a pn junction which is configured for biasing into a reverse-biased diode configuration. In operation, the pn junction is sufficiently biased to preclude electrical shorting between the conductive line and the substrate for selected magnitudes of electrical current provided through the conductive line and the conductive material forming the conductive contacts.

### BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings:

Fig. 1 is a top plan view of a portion of a prior art circuit layout.

Fig. 2 is a diagrammatic side sectional view of a semiconductor wafer fragment in accordance with one embodiment of the invention.

Fig. 3 is a diagrammatic side sectional view of the semiconductor wafer fragment in accordance with another embodiment of the invention.

Fig. 4 is a top plan view of a circuit layout in accordance with one embodiment of the invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Figs. 2-4, separate embodiments of the present invention are shown and include a semiconductor wafer fragment generally at 24 (Fig. 2), 24a (Fig. 3) including a semiconductive substrate 26. Like numerals are utilized between the figures, with differences being indicated with the suffix "a" or "b", or with different numerals. In the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Substrate 26 comprises a first-type dopant which can be either p-type or n-type.

A plurality of conductive lines 28 are formed over substrate 26 and include a gate oxide layer 29, polysilicon layer 30, a silicide layer 32, an insulative cap 34, and sidewall spacers 36. Other conductive line constructions are possible. Diffusion regions 38 (Fig. 2), 38a (Fig. 3), and 38b (Fig. 4) are formed within substrate 26 and elevationally lower than conductive lines 28. In one embodiment,

dynamic random access memory (DRAM) circuitry is formed over and supported by substrate 26, with conductive lines 28 comprising individual word lines. DRAM circuitry typically includes storage cells which are disposed within a memory array, and a peripheral area proximate the memory array. The storage cells include a storage capacitor which is operably coupled with a word line through a diffusion region. Storage capacitors typically include a storage node layer, a dielectric layer, and a cell plate layer. The word lines extend through the memory array and the peripheral area proximate the memory array. Diffusion regions 38 can be formed in the peripheral area of the substrate outside of the memory array.

In one embodiment (Fig. 2), diffusion regions 38 can be formed prior to formation of conductive lines 28. Such permits the conductive lines to be formed over the diffusion regions so that the diffusion regions extend directly under conductive portions of the conductive lines. In another, more-preferred embodiment (Fig. 3), two individual diffusion regions 38a are formed after formation of conductive lines 28, and on each side thereof. A pair of isolation oxide regions 39 can be provided as shown. Individual diffusion regions 38, 38a-b are disposed operably proximate respective individual conductive line portions 40 and define areas which are comprised of a second-type dopant which is different from the first-type dopant comprising the substrate. Where substrate 26 comprises p-type dopant, diffusion regions 38, 38a-b comprise n-type dopant. Conversely, where substrate 26 comprises n-

1 type dopant, diffusion regions 38, 38a-b comprise p-type dopant. The  
2 diffusion regions and conductive line portions 40 collectively effectively  
3 define individual contact pads 42 with which electrical and physical  
4 connection is desired. The diffusion regions and substrate provide a pn  
5 junction which can be configured into a reverse-biased diode  
6 configuration during operation, as will become apparent below.

7 A layer of insulative material 44 is formed over substrate 26  
8 including line portions 40 and diffusion regions 38, 38a-b. An  
9 exemplary material is borophosphosilicate glass. Contact openings 46 are  
10 formed through layer 44 and expose portions of individual contact  
11 pads 42. Contact openings 46 can overlap with individual conductive  
12 lines and their associated diffusion regions as shown. Conductive  
13 contacts 48 are formed or deposited within contact openings 46 and in  
14 electrical connection with the individual contact pads 42. In a preferred  
15 embodiment, conductive contacts 48 comprise metal such as tungsten,  
16 including metal alloys. In the illustrated example, conductive  
17 contacts 48 provide conductive material which is received over the  
18 conductive lines and interconnects the line with its associated diffusion  
19 region. Accordingly, material of contacts 48 electrically contacts both  
20 conductive lines 28 and their respective diffusion regions 38, 38a-b.

21 Referring to Fig. 4, individual conductive lines 28 have second  
22 conductive line portions 50 which are joined with respective first  
23 conductive line portions 40 and in electrical communication therewith.  
24 Individual conductive lines 28 have pitches P relative to respective next

adjacent lines. At least one, and preferably a plurality of the conductive lines have a pitch  $P$  between its first conductive line portion 40 and a next adjacent line which is substantially the same as a pitch between its second conductive line portion 50 and the next adjacent line. In the illustrated example, individual conductive lines 28 each have a lateral width dimension  $W$  away from its conductive line portion 40 which is substantially equivalent to the lateral width dimension of its conductive line portion 40. Preferably, the conductive lines have substantially equivalent lateral width dimensions.

Alternately considered, each conductive line has an average lateral width dimension  $W$ . Conductive line portions 40 have lateral width dimensions which are substantially equivalent to the average lateral width dimension of its associated conductive line. Such provides the conductive lines to have a generally uniform lateral width dimension along their respective entireties.

One advantage provided by the invention is that conductive lines 28 can be formed to have pitches which are more defined by minimum photolithographic feature sizes, without the lines having widened contact pads comprising material of the conductive lines. Thus, contact openings 46 can be formed over every other line (Fig. 4) along a generally straight line 52. There is no spacing-induced need to stagger the contact openings because the widened contact or landing pads can be eliminated.

Integrated circuitry formed in accordance with the inventive methods can provide a reverse-biased pn junction elevationally lower than one or more conductive lines, e.g. lines 30, 32, and 50. Electrical current may be provided through conductive lines 30, 32, and 50 and conductive material forming conductive contacts 48, with a reverse-biased pn junction between regions 38, 38a and substrate 26 being sufficiently reverse biased to preclude electrical shorting between conductive lines 30, 32 and 50, and substrate 26. Conventionally, in a DRAM, substrate 26 is biased to a negative voltage level  $V_{bb}$  on the order of 1 volt, and it is anticipated that voltage on contact via 48 is maintained in reverse bias, e.g. 0 volts. This allows for a reduction in wafer real estate which was formerly required to accommodate the widened contact pads (Fig. 1).

As an example, where substrate 26 comprises p-type material, the substrate can be provided at a voltage potential of -1 volt, and conductive contact 48 can be grounded to provide the desired reversed bias. Where substrate 26 comprises n-type material, the substrate can be biased at a voltage potential of around 4 volts, with conductive contact 48 being biased at around 2 volts to provide the desired reversed bias. Other advantages of the present invention include a reduction in circuit layout area as well as an increased number of contacts being provided in the same substrate wafer area.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical

1 features. It is to be understood, however, that the invention is not  
2 limited to the specific features shown and described, since the means  
3 herein disclosed comprise preferred forms of putting the invention into  
4 effect. The invention is, therefore, claimed in any of its forms or  
5 modifications within the proper scope of the appended claims  
6 appropriately interpreted in accordance with the doctrine of equivalents.

004220-0240

7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

CLAIMS:

1. An integrated circuit comprising a conductive line received over a semiconductive substrate and a diffusion region within the substrate proximate the line, the diffusion region and substrate forming a junction which is effectively reverse biased to preclude shorting between the conductive line and the substrate through any conductive material extending therebetween for selected magnitudes of current provided through the conductive line.

2. The integrated circuit of claim 1, wherein the conductive material comprises metal.

3. The integrated circuit of claim 1, wherein a portion of the diffusion region is disposed directly under conductive portions of the conductive line.

4. The integrated circuit of claim 1, wherein the diffusion region comprises two individual diffusion regions disposed respectively on each side of the conductive line.



1           5.     An integrated circuit comprising a conductive line received  
2     over a semiconductive substrate and a diffusion region within the  
3     substrate proximate the line, conductive material being received over the  
4     line and interconnecting it with the diffusion region, the diffusion region  
5     being effectively reverse biased to preclude shorting between the  
6     conductive line and the substrate through the conductive material for  
7     selected magnitudes of current provided through the conductive line.

8  
9           6.     The integrated circuit of claim 5, wherein the conductive  
10    material comprises metal.

11  
12          7.     The integrated circuit of claim 5, wherein a portion of the  
13    diffusion region is disposed under conductive portions of the conductive  
14    line.

15  
16          8.     The integrated circuit of claim 5, wherein the diffusion  
17    region comprises two individual diffusion regions disposed respectively on  
18    each side of the conductive line.

1           9.     A method of contacting a line comprising:  
2           providing a substrate comprising a first-type dopant;  
3           forming a conductive line over the substrate, the line comprising  
4           a portion with which electrical connection is to be made;  
5           forming a diffusion region within the substrate proximate the  
6           conductive line portion and comprising a second-type dopant which is  
7           different from the first-type dopant, the conductive line portion and  
8           diffusion region forming a contact pad for the conductive line; and  
9           forming conductive material in electrical contact with the contact  
10          pad.

11  
12           10.    The semiconductor conductive line-contacting method of  
13           claim 9, wherein the forming of the conductive material comprises  
14           forming metal material in electrical contact with the contact pad.

15  
16           11.    The semiconductor conductive line-contacting method of  
17           claim 9, wherein the first-type dopant comprises n-type dopant.

18  
19           12.    The semiconductor conductive line-contacting method of  
20           claim 9, wherein the first-type dopant comprises p-type dopant.

1           13. The semiconductor conductive line-contacting method of  
2 claim 9, wherein the forming of the conductive line comprises forming  
3 the conductive line to have an average lateral width dimension, and  
4 wherein the conductive line portion has a lateral width dimension which  
5 is substantially equivalent to the average lateral width dimension.  
6

7           14. The semiconductor conductive line-contacting method of  
8 claim 9, wherein the forming of the conductive line comprises forming  
9 the conductive line to have a generally uniform lateral width dimension  
10 along its entirety.  
11

12           15. The semiconductor conductive line-contacting method of  
13 claim 9, wherein the forming of the diffusion region defines a pn  
14 junction within the substrate, and further comprising reverse biasing the  
15 pn junction.  
16

17           16. The semiconductor conductive line-contacting method of  
18 claim 9, wherein the forming of the diffusion region defines a pn  
19 junction within the substrate, and further comprising reverse biasing the  
20 pn junction after the forming of the conductive material.  
21  
22  
23  
24

17. A method of forming a contact comprising:  
forming a plurality of conductive lines over a substrate;  
forming diffusion regions within the substrate and elevationally below the conductive lines, individual diffusion regions being disposed proximate respective individual conductive line portions, individual conductive line portions and individual associated diffusion regions collectively effectively defining individual contact pads with which electrical connection is desired for the individual conductive lines;  
forming insulative material over the conductive line portions and diffusion regions;  
forming contact openings through the insulative material over and exposing portions of the individual contact pads; and  
forming conductive contacts within the contact openings and in electrical connection with individual contact pads.

18. The method of forming a contact of claim 17, wherein the forming of the conductive contacts comprises depositing metal within the contact openings.

19. The method of forming a contact of claim 17, wherein the forming of the plurality of conductive lines comprises forming one of the conductive lines to have a lateral width dimension away from its conductive line portion which is substantially equivalent to the lateral width dimension of its conductive line portion.

1           20. The method of forming a contact of claim 17, wherein the  
2 forming of the plurality of conductive lines comprises forming individual  
3 conductive lines to have lateral width dimensions away from their  
4 respective conductive line portions which are substantially equivalent to  
5 the lateral width dimensions of their conductive line portions.  
6

7           21. The method of forming a contact of claim 20, wherein the  
8 forming of the plurality of conductive lines comprises forming said  
9 conductive lines to have substantially equivalent lateral width dimensions.  
10

11           22. The method of forming a contact of claim 17, wherein the  
12 substrate comprises one type dopant, and the forming of the diffusion  
13 regions comprises forming said diffusion regions with a different type  
14 dopant.  
15

16           23. The method of forming a contact of claim 22, wherein the  
17 one type dopant comprises n-type dopant.  
18

19           24. The method of forming a contact of claim 22, wherein the  
20 one type dopant comprises p-type dopant.  
21

22           25. The method of forming a contact of claim 17, wherein the  
23 forming of the diffusion regions comprises forming said diffusion regions  
24 after forming the plurality of conductive lines.

1           26. The method of forming a contact of claim 17, wherein the  
2 forming of the diffusion regions comprises forming pn junctions within  
3 the substrate, and further comprising reverse-biasing the pn junctions.  
4

5           27. A method of contacting a line comprising:

6           providing a substrate having a diffusion region formed therein, the  
7 substrate and diffusion region being configured for biasing into a  
8 reverse-biased diode configuration;

9           forming a conductive line over the substrate, the conductive line  
10 and diffusion region being formed operably proximate one another and  
11 collectively defining an effective contact pad with which electrical  
12 connection is desired;

13           forming an insulative material over the contact pad;

14           forming a contact opening through the insulative material and  
15 exposing at least a portion the contact pad; and

16           forming conductive material within the contact opening and in  
17 electrical connection with the contact pad.  
18

19           28. The semiconductor conductive line-contacting method of  
20 claim 27, wherein the substrate and the diffusion region provide a pn  
21 junction.  
22

23           29. The semiconductor conductive line-contacting method of  
24 claim 28, wherein the substrate comprises n-type dopant.

1           30. The semiconductor conductive line-contacting method of  
2 claim 28, wherein the substrate comprises p-type dopant.  
3

4           31. The semiconductor conductive line-contacting method of  
5 claim 27, wherein the forming of the conductive material comprises  
6 forming said material to electrically contact both the conductive line and  
7 the diffusion region.  
8

9           32. The semiconductor conductive line-contacting method of  
10 claim 27, wherein the forming of the contact opening comprises forming  
11 said opening to overlap with the conductive line and the diffusion  
12 region.  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

33. A method of contacting a line comprising:  
providing a substrate comprising a first-type dopant;  
forming a conductive line over the substrate comprising a  
conductive line portion with which electrical connection is to be made;  
forming an area within the substrate proximate the conductive line  
portion and comprising a second-type dopant which is different from the  
first-type dopant, the conductive line portion and area forming a contact  
pad for the conductive line, the area and substrate defining a pn  
junction;  
forming conductive material in electrical contact with the contact  
pad; and  
reverse-biasing the pn junction.

34. The semiconductor conductive line-contacting method of  
claim 33, wherein said area extends under conductive portions of the  
conductive line.

35. The semiconductor conductive line-contacting method of  
claim 33, wherein the first-type dopant comprises p-type dopant.

36. The semiconductor conductive line-contacting method of  
claim 33, wherein the first-type dopant comprises n-type dopant.



1           37. The semiconductor conductive line-contacting method of  
2 claim 33, wherein the conductive line portion of the contact pad has  
3 a lateral width dimension which is substantially the same as a lateral  
4 width dimension of the conductive line away from the contact pad.  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

1 38. A method of forming contacts comprising:

2 forming a plurality of conductive lines over a substrate, individual  
3 conductive lines having first conductive line portions with which electrical  
4 and physical connection is desired and second conductive line portions  
5 which are joined with the first conductive line portions and in electrical  
6 communication therewith, individual conductive lines having pitches  
7 relative to respective next adjacent lines, at least one of the conductive  
8 lines having a pitch between its first conductive line portion and a next  
9 adjacent line which is substantially the same as a pitch between its  
10 second conductive line portion and the next adjacent line;

11 forming individual diffusion regions proximate the first conductive  
12 line portions of the conductive lines, the first conductive line portions  
13 and individual diffusion regions collectively effectively defining individual  
14 contact pads for the individual conductive lines, the diffusion regions  
15 and substrate providing individual respective pn junctions elevationally  
16 below the conductive lines;

17 forming insulative material over the conductive lines and diffusion  
18 regions;

19 forming contact openings through the insulative material over and  
20 exposing portions of individual contact pads;

21 forming conductive contacts within the contact openings and in  
22 electrical connection with individual contact pads; and

23 reverse-biasing the pn junctions.  
24

1           39. The method of claim 38, wherein the first and second  
2       conductive line portions of said at least one conductive line have lateral  
3       width dimensions which are substantially the same.

4  
5           40. The method of claim 38, wherein the first and second  
6       conductive line portions of said next adjacent line have lateral width  
7       dimensions which are substantially the same.

8  
9           41. The method of claim 38, wherein:  
10       the first and second conductive line portions of said at least one  
11       conductive line have lateral width dimensions which are substantially the  
12       same; and

13       the first and second conductive line portions of said next adjacent  
14       line have lateral width dimensions which are substantially the same.

15  
16           42. The method of claim 38, wherein the forming of the contact  
17       openings comprises forming contact openings over every other line which  
18       are disposed along a generally straight line.

19  
20           43. The method of claim 38, wherein the forming of the  
21       diffusion regions comprises forming diffusion regions on either side of  
22       the first conductive line portions of at least some of the conductive  
23       lines.

1 44. A method of operating integrated circuitry comprising:  
2 providing a reverse-biased pn junction elevationally lower than a  
3 conductive line which is formed over a substrate, said junction being  
4 provided within the substrate and proximate a portion of the conductive  
5 line, the reverse-biased pn junction and the conductive line portion  
6 providing a contact pad for conductive material which is provided over  
7 and in electrical contact with the contact pad through insulative material  
8 which is provided over the conductive line portion and at least some  
9 of the pn junction; and

10 providing electrical current through the conductive line and  
11 conductive material, the reverse-biased pn junction being sufficiently  
12 biased to preclude electrical shorting between the conductive line and  
13 the substrate for selected magnitudes of electrical current.  
14

15 45. The method of claim 44, wherein the reverse-biased pn  
16 junction comprises a diffusion region which extends under an entirety  
17 of the conductive line portion.  
18

19 46. The method of claim 44, wherein the reverse-biased pn  
20 junction comprises a pair diffusion regions which extend on either side  
21 of the conductive line portion.  
22  
23  
24

47. The method of claim 44, wherein the substrate comprises p-type dopant and the pn junction is defined in part by a n-type diffusion region.

48. The method of claim 44, wherein the substrate comprises n-type dopant and the pn junction is defined in part by a p-type diffusion region.

49. A method of operating integrated circuitry comprising:  
providing a substrate comprising a first-type dopant;  
providing a conductive line over the substrate comprising a conductive line portion;

providing a diffusion region within the substrate proximate the conductive line portion and comprising a second-type dopant which is different from the first-type dopant, the conductive line portion and diffusion region forming a contact pad for the conductive line;

providing conductive material in electrical contact with the contact pad; and

providing a voltage potential across the substrate and diffusion region sufficient to provide a reverse-biased diode construction configured to preclude shorting between the conductive line and the substrate for selected magnitudes of current provided through the conductive line.

## ABSTRACT OF THE DISCLOSURE

Methods of forming contacts, methods of contacting lines, methods of operating integrated circuitry, and related integrated circuitry constructions are described. In one embodiment, a plurality of conductive lines are formed over a substrate and diffusion regions are formed within the substrate elevationally below the lines. The individual diffusion regions are disposed proximate individual conductive line portions and collectively define therewith individual contact pads with which electrical connection is desired. Insulative material is formed over the conductive line portions and diffusion regions, with contact openings being formed therethrough to expose portions of the individual contact pads. Conductive contacts are formed within the contact openings and in electrical connection with the individual contact pads. In a preferred embodiment, the substrate and diffusion regions provide a pn junction which is configured for biasing into a reverse-biased diode configuration. In operation, the pn junction is sufficiently biased to preclude electrical shorting between the conductive line and the substrate for selected magnitudes of electrical current provided through the conductive line and the conductive material forming the conductive contacts.

1/3







FIG. 1  
PRIOR ART


004220" B/E 2T 560

2/3





3/3



**DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION**

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Forming Contacts, Methods of Contacting Lines, Methods of Forming Dynamic Random Access Memory Circuitry, Methods of Operating Integrated Circuitry, Integrated Circuits, Dynamic Random Access Memory Circuitry, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

**PRIOR FOREIGN APPLICATIONS:**

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so

made are punishable by fine or imprisonment, or both, under  
Section 1001 of Title 18 of the United States Code and that such willful  
false statement may jeopardize the validity of the application or any  
patent issued therefrom.

\* \* \* \* \*

Full name of inventor: Robert Kerr

Inventor's Signature: *Robert Kerr*

Date: 8-28-98

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 3089 E. Bonview Drive  
Boise, ID 83712

\* \* \* \* \*

Full name of inventor: Brian Shirley

Inventor's Signature: *Brian Shirley*

Date: 8/31/98

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 2484 Sunshine Drive  
Boise, ID 83712

004220 04061560

\* \* \* \* \*

Full name of inventor: **Luan C. Tran**

Inventor's Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Residence: **Meridian, Idaho**

Citizenship: **U.S.A.**

Post Office Address: **1125 W. Sandy Ct.  
Meridian, ID 83642**

\* \* \* \* \*

Full name of inventor: **Tyler A. Lowrey**

Inventor's Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Residence: **Boise, Idaho**

Citizenship: **U.S.A.**

Post Office Address: **2599 E. Plateau Drive  
Boise, ID 83712**

DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Forming Contacts, Methods of Contacting Lines, Methods of Forming Dynamic Random Access Memory Circuitry, Methods of Operating Integrated Circuitry, Integrated Circuits, Dynamic Random Access Memory Circuitry, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so

made are punishable by fine or imprisonment, or both, under  
Section 1001 of Title 18 of the United States Code and that such willful  
false statement may jeopardize the validity of the application or any  
patent issued therefrom.

\* \* \* \* \*

Full name of inventor: **Robert Kerr**

Inventor's Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Residence: **Boise, Idaho**

Citizenship: **U.S.A.**

Post Office Address: **3089 E. Bonview Drive  
Boise, ID 83712**

\* \* \* \* \*

Full name of inventor: **Brian Shirley**

Inventor's Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Residence: **Boise, Idaho**

Citizenship: **U.S.A.**

Post Office Address: **2484 Sunshine Drive  
Boise, ID 83712**

\* \* \* \* \*

Full name of inventor: Luan C. Tran

Inventor's Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Residence: Meridian, Idaho

Citizenship: U.S.A.

Post Office Address: 1125 W. Sandy Ct.  
Meridian, ID 83642

\* \* \* \* \*

Full name of inventor: Tyler A. Lowrey

Inventor's Signature: Tyler A. Lowrey

Date: 8/27/78

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 2599 E. Plateau Drive  
Boise, ID 83712

004220 64627550

1        DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

2        As the below named inventor, I hereby declare that:

3        My residence, post office address and citizenship are as stated  
4 below next to my name.

5        I believe I am the original, first and joint inventor of the subject  
6 matter which is claimed and for which a patent is sought on the  
7 invention entitled: Methods of Forming Contacts, Methods of Contacting  
8 Lines, Methods of Operating Integrated Circuitry, and Integrated Circuits,  
9 Serial No. 09/146,115, filed September 2, 1998.

10       I hereby state that I have reviewed and understand the contents  
11 of the above-identified specification, including the claims.

12       I acknowledge the duty to disclose information known to me to  
13 be material to patentability as defined in Title 37, Code of Federal  
14 Regulations §1.56.

15       **PRIOR FOREIGN APPLICATIONS:**

16       I hereby state that no applications for foreign patents or inventor's  
17 certificates have been filed prior to the date of execution of this  
18 declaration.

19       I hereby declare that all statements made herein of my own  
20 knowledge are true and that all statements made on information and  
21 belief are believed to be true; and further that these statements were  
22 made with the knowledge that willful false statements and the like so  
23 made are punishable by fine or imprisonment, or both, under  
24 Section 1001 of Title 18 of the United States Code and that such willful



1 false statement may jeopardize the validity of the application or any  
2 patent issued therefrom.

3 \* \* \* \* \*

4 Full name of inventor: Luan C. Tran

5 Inventor's Signature: Luan C. Tran

6 Date: 1-18-1999

7 Residence: Meridian, Idaho

8 Citizenship: U.S.A.

9 Post Office Address: 1125 W. Sandy Ct.  
Meridian, ID 83642

004220 8462560

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No. .... 09/146,115  
Priority Filing Date .... September 2, 1998  
Inventor .... Robert Kerr et al.  
Assignee .... Micron Technology, Inc.  
Priority Group Art Unit .... 2825  
Priority Examiner .... R. Hullinger  
Attorney's Docket No. .... MI22-1343  
Title: Methods of Forming Contacts, Methods of Contacting Lines, Methods of  
Operating Integrated Circuitry, and Integrated Circuits


Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

ASSOCIATE POWER OF ATTORNEY

Please recognize Frederick M. Fliegel, Reg. No. 36,138; D. Brent Kenady, Reg.  
No. 40,045; James E. Lake, Reg. No. 44,854; and Bernard Berman, Reg. No. 37,279;  
whose post office address is 601 W. First Avenue, Suite 1300, Spokane,  
Washington 99201-3828, as associate attorneys or agents in the above-entitled  
application.

Date: 2/24/00

  
David G. Latwesen, Ph.D.  
Reg. No. 38,533  
Wells, St. John, Roberts, Gregory & Matkin P.S.  
601 W. First Avenue, Suite 1300  
Spokane, WA 99201-3828  
(509) 624-4276

EL 465677729

**CHANGE OF  
CORRESPONDENCE ADDRESS  
Application**Address to:  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Application Number	Priority 09/146,115
Filing Date	Priority 09/02/1998
First Named Inventor	Robert Kerr
Group Art Unit	Priority 2825
Examiner Name	Priority R. Hullinger
Attorney Docket Number	MI22-1343

Please change the Correspondence Address for the above-identified application to:



Customer Number

021567

Type Customer Number here

Place Customer  
Number Bar Code  
Label here

OR

Firm or  
Individual Name

Address

Address

City

State

ZIP

Country

Telephone

Fax

This form cannot be used to change the data associated with a Customer Number. To change the data associated with an existing Customer Number use "Request for Customer Number Data Change" (PTO/SB/124).

I am the :



Applicant.

Assignee of record of the entire interest.  
Certificate under 37 CFR 3.73(b) is enclosed.

Attorney or agent of record .

Typed or  
Printed Name

Bernard Berman, Reg. No. 37,279

Signature

Date

Feb 24, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

EL 465677729